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Abstract - The paper focuses on the design and synthesis of 
hardware chip for Spatio and Viterbi encoding and decoding 
techniques. Both techniques are used for digital data 
encoding and decoding in transmitter and receiver 
respectively. These techniques are used for error control 
coding found in convolution codes. Spatio coding is also used 
to eliminate crosstalk among interconnect wires, thereby 
reducing delay.  The encoded data is in packet form may be of 
‘N’ bits. Data is decoded at different clock pluses at which it is 
encoded. A comparative analysis is done for hardware 
parameter, timing parameters and device utilization. Design is 
implemented in Xilinx 14.2 VHDL software, and functional 
simulation was carried out in Modelsim 10.1 b, student edition. 
Hardware parameters such as size cost and timings are 
extracted from the design code.  
Keywords : field programmable gate array (FPGA), 
register transfer level (RTL), very high speed integrated 
circuit hardware description language (VHDL), very large 
scale of integration (VLSI). 
I. Introduction 
he Viterbi Algorithm [1] [3] [16] is used widely for 
estimation and detection problems in digital 
communication and signal processing. It is used to 
detect signals in communication channels with memory 
[3], and to decode sequential error control codes [16] 
that are used to improve the performance of digital 
communication systems.  During the transmission or 
storage process, the digital data may get corrupted due 
to noise. Channel coding [1] is a method to encode the 
data in a manner that it can be recovered even if it gets 
influenced by noise .Channel Coding involves adding 
redundant bits [3] to the data so that when it gets 
corrupted due to noise, the data can still be recovered 
through the redundancy [1]  present in it. Block codes 
and convolution codes [16] are two major forms of 
Channel coding. The block codes [16] transform a block 
of k symbols into a block of n symbols called code 
word, where n > k. Since the output n-symbol code 
word  depends  only  upon  the corresponding k- symbol  
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input code word, the encoder is memory less and can 
be implemented in a combinational logic. On the other 
hand, a Viterbi encoder [3] [16] not only depends on the 
corresponding k-symbol input block but also on m 
previous input blocks. Viterbi encoders are implemented 
in sequential logic because they are associated with 
memory element. Keeping in mind the essentials of 
communication channels in wireless systems, reliable 
data communication, fast as well as accurate is the 
main requirement and Viterbi coding helps us in 
achieving the same. The Viterbi algorithm [1] applies the 
maximum-likelihood path [3] [16] method for error 
detection. The most common metric used is the branch 
distance metric [1]. This is basically the dot product 
between the received codeword and the allowable 
codeword [16]. These metrics are cumulative so that the 
path with the largest total metric is the final desired 
output. The selection of survivor path basically 
determines the whole of the Viterbi algorithm and 
ensures that the algorithm completes with the maximum 
likelihood path [1]. The algorithm ends and is completed 
when all of the nodes in the trellis have been labeled 
and their entering survivor paths have been determined. 
The design space for VLSI implementation of Viterbi 
decoders is large, involving choices of throughput, 
latency, area, and power. Even for a fixed set of 
parameters like constraint length, encoder polynomials 
[3] and trace-back depth [1], the task of designing a 
Viterbi decoder is quite complicated and requires 
significant effort. Sometimes, due to incomplete design 
space exploration or incorrect analysis, a suboptimal [3] 
design is selected 
In onchip interconnects [2] [4], there is 
propagation delay [5] due to resistance and inter wire 
interconnects and gates and some others sources are 
such as alpha particles, electromagnetic interference [2] 
and power grid fluctuation [8]. Various techniques are 
used to minimize the delay and also various error 
detection and correction scheme [6]. In this paper, a 
Spatio- temporal bus encoding scheme [2] [4] [5] [9] is 
proposed which are reduced the delay due to its 
optimized hardware parameters and implementation. 
Experimental results of this scheme is show that this 
scheme perform better and have advantages of error 
detection, also in this paper we compare this scheme 
with Viterbi encoding scheme. 
T 
 ©  2013 Global Journals Inc.  (US)
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rest of this paper is organized as follow. 
The algorithm of Spatio temporal scheme is proposed in 
section II. The algorithm of Viterbi encoding scheme in 
presented in section III.  Section IV the presents the 
simulation results, RTL views and discussion part. 
Comparative analysis of Synthesis report and timing 
parameters are listed in section V.
 
II.
 
Spatio Temporal Bus Encoding & 
Decoding
 
Spatio encoding [12] is applicable for arbitrary 
bus encoding .This techniques are proposed for 8 bits, 
16 bits or ‘N'  bits
 
data. Spatio temporal bus encoding 
scheme is proposed for eliminates the crosstalk classes 
[11] [13] for large energy consumption and delay of the 
buses [12]. This scheme is also designed to have built-
in error detection [10] with very less circuit overhead. 
The architectures for the encoder and decoder circuit of 
the Spatio temporal encoding scheme are given in 
figure 1(a) and 1(b). The architecture of the Spatio 
encoder is proposed for scheme an 8 bits data bus. In 
the encoder which have data dt
 
and previous encoded 
data Et-1. There are two multiplexers [11] which have 3 
common inputs from data dt
 
and two XOR gates. It‘s 
output is Et
 
and Et+1. The data sent on the bus at time 
instance t-1 is stored in a register of 9 bits. It is denoted 
by Et-1. The present data is stored in register which are 
denoted by dt.  First multiplexer (2 x 1) has two inputs 
which are common may be any one bit of data dt(1), 
dt(2) and dt(3). The selection line of this multiplexer is 
directly configured as XOR output [12] of dt(2) and EX-1
 (2).  The output of this multiplexer is common input [13]
[14] for Et(1), Et(2), Ex(3), Ex(4). Another multiplexer also 
has common inputs lines which are dt(5),
 
dt(6) and dt(7)  
followed by XORed selection line of dt(6) and Et-1(8). The 
decoding   method  for  the  proposed  scheme  is 
similar [15].
 
 
Figure 1 :  (a) Spatio-Encoder & (b) Spatio-Decoder 
In decoding scheme [2] [12] [15] the original 
data dt is reconstructed from Et and Et+1. Where Et+1 and 
Et are the input to the decoder and dt is obtained by the 
decoding algorithm. The first three bits of dt(1), dt(2) and 
dt(3) are common output of first multiplexer. This 
multiplexer accepts common input of Et(1), Et(2) and 
Et(3). Et+1(3) is the selection logic of this multiplexer. 
First bit of Et+1(1) is directly configured with dt(4). 
Another multiplexer accepts common inputs of Et(7), 
Et(8) and Et(9). Selection logic of this multiplexer is 
Et+1(9). The output of this multiplexer gives the values of 
dt(5), dt(6) and dt(7). dt(8) is directly configured with 
Et+1(7). For an example, consider an 8-bit data bus [2] 
for which encoded data will be of 9-bit length. Let the 
data be already available on the bus (9 bit) [2] [12] as 
Et: 101 100 010. Data to be sent on the bus dt: 0101 
101. Before coding (Et-1,dt): .Output of the 
encoder Et: 101 100 010. Output of the encoder [2] 
Et+1:101 101 111. After coding (Et-1, 
Et): . Here transaction 0-1, 1-0 and 1-
1 are represented by . 
III. Viterbi Encoding & Decoding 
Conventional codes are helping to analysis the 
Viterbi algorithm [3]. Viterbi algorithm are supported by 
two steps, the initial step is to select the trellis from the 
bits that are achieved at the input at the receiver. A 
simple trellis [1] show with 4 stage points for 
transmission, each state is represented with a dot and 
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the  state   transition  is  shown  as  edge  of  branch. 
Each branch is known as the branch matrix. The use of 
trellis structure [16] is to find the coded sequence in 
transmission signal.  Considering a Viterbi encoder as 
shown in figure 2, with three modulo-2 adders, which 
accepts the 4 bits data stream. 
Let, K = No of the shift registers = 3 
V= No. of bits in the code blocks = 3 
L= length of input data stream = 4. 
 
Figure 2 : Viterbi Encoder [16] 
The Encoded vector V = [V1 V2 V3] in which the 
values of V1, V2 and V3 of the adders are V1 = E1 XOR E2, 
V2= E2 XOR E3, V3= E1 XOR E3. Initially, it is assumed 
that the shift register is clear means the contents of [M1, 
M2, M3 = 000]. Let the 4-bit data is 1101. The data 
stream is entered in the shift register from MSB.  MSB 
bit of input data stream is entered into shift register and 
there is one bit right shift.  Thus at first bit interval is 
E1=0, E2=1, E3=0. So the vector corresponding to first 
bit is determined by the calculation, 
.  
Hence the value of first encoded vector is 101. 
Similarly second bit form MSB is entered in shift register, 
second bit interval E1=1, E2=1, E3=0. Vector 
corresponding to second bit is 
 
Hence the value of second encoded vector is 
101. In the same manner encoded vectors [1][16] for 
other bit intervals can be found. The register will reset at 
seventh bit interval because maximum condition [16] of 
reset is (L+K= 4+3= 7). The output at each bit interval 
consists of V bits. Thus for each message there are (L+K) encoded vectors in the output code word. In the 
given table the coded output bit stream for all input data 
stream for encoder. 
 
Table 1
 
:
 
Encoded data vector for 4 bit data stream [16]
 
Input data 
stream
 
Coded output bit stream  
0000
 
000
 
000
 
000
 
000
 
000
 
000
 
000
 0001
 
000
 
000
 
000
 
101
 
110
 
011
 
000
 0010
 
000
 
000
 
101
 
110
 
011
 
000
 
000
 0011
 
000
 
000
 
101
 
011
 
101
 
011
 
000
 0100
 
000
 
101
 
110
 
011
 
000
 
000
 
000
 0101
 
000
 
101
 
110
 
110
 
110
 
011
 
000
 0110
 
000
 
101
 
011
 
101
 
011
 
000
 
000
 0111
 
000
 
101
 
011
 
000
 
101
 
011
 
000
 1000
 
101
 
110
 
011
 
000
 
000
 
000
 
000
 1001
 
101
 
110
 
011
 
101
 
110
 
011
 
000
 1010
 
101
 
110
 
110
 
110
 
011
 
000
 
000
 1011
 
101
 
110
 
110
 
011
 
101
 
011
 
000
 1100
 
101
 
011
 
101
 
011
 
000
 
000
 
000
 1101
 
101
 
011
 
101
 
110
 
110
 
011
 
000
 1110
 
101
 
011
 
000
 
101
 
011
 
000
 
000
 1111
 
101
 
011
 
000
 
000
 
101
 
011
 
000
 
Similarly, the encoding of 8 bit can understand. 
Considering and 8 bit input stream 10111010. Initially 
shift register contents are 000. First bit of MSB is 
entered in shift register then E1=1, E2=0, E3=0 the first 
encoded vector
 
calculation
 
 
Hence the value of first encoded vector is 101. 
Similarly second bit is entered from MSB, the contents 
of shift register will be E1=0, E2=1, E3=0, the conceded 
vector
 
 
Hence the value of second encoded vector is 
110. The register will reset at seventh bit interval 
because maximum condition of reset is (L+K= 8+3= 
11). In the same manner encoded vectors for other bit 
intervals can be found and the encoded vectors are 11. 
Table 2 lists the values of encoded vectors for 8 bits 
input data stream.
 
Table 2 : Encoded data vector for 8 bits data stream 
Input data 
stream
 Coded output bit stream
 
0000000
 
000
 
000
 
000
 
000
 
000
 
000
 
000
 
000
 
000
 
000
 
0000001
 
000
 
000
 
000
 
000
 
000
 
000
 
101
 
110
 
011
 
000
 
:
 
:
 
:
 
:
 
:
 
:
 
:
 
:
 
:
 
:
 
:
 
1111110
 
101
 
011
 
000
 
000
 
000
 
000
 
101
 
011
 
000
 
000
 
1111111
 
101
 
011
 
000
 
000
 
000
 
000
 
000
 
101
 
011
 
000
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The Viterbi algorithm applies the maximum-
likelihood principle [3]. The most common metric used 
is the Hamming distance metric [1]. This is just the dot 
product
 
between the received codeword and the 
allowable codeword. These metrics are cumulative so 
that the path with the largest total metric is the final 
winner. The selection of survivor path is the main feature 
of the Viterbi algorithm and ensures that the algorithm 
terminates with the maximum likelihood path. The 
algorithm terminates when all of the nodes in the trellis 
have been labeled and their entering survivor paths are 
determined [16].
 
 
Figure 3 : Trellis diagram of decoding logic [1] 
IV. Simulation Result & Discussion 
The snapshot shown in figure 4 (a), (b) and 
5(1),(b) is taken from the modelsim 10.1b software 
which shows the 8-bit data encoding and decoding 
using Spatio and Viterbi Algorithms respectively.  
Register Transfer Logic (RTL) representations of both 
schemes are shown in the figure 6 and 7 respectively. 
Table 3 explains the role of pins and their functions.
 
Table 3
 
:
 
Function Description of Pins
 
Pins
 
Functional Description
 
clk
 
Signal produce to Clock signal ( 1 bit of std_logic)
 
Reset
 
used for synchronization of the components by using clk ( 1 bit of std_logic)
 
Tx
 
9 bit encoded data by Spatio encoder at time t
 
Tx_Minus
 
9 bit encoded data by Spatio encoder at time t-1
 
Tx_plus
 
9 bit encoded data by Spatio encoder at time t+1
 
dt
 
Input data of Spatio Encoder  and output of Spatio Decoder (8 bits of std_logic_vector)
 
Data_stream
 
Input data of 8 bit  for Viterbi Encoder (8 bits of std_logic_vector)
 
Encoded_vector_data
 
Array of Encoded data (0 to 10) for 8 bit data_stream(8 bits of std_logic_vector)
 
Decoded_data_stream
 
Decoded output of Viterbi decoder (8 bits of std_logic_vector)
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 Figure 4 (a) : Modelsim waveform of 8-bits Spatio-temporal bus encoder 
 
Figure 4
 
(b)
 
:
 
Modelsim waveform of 8-bits Spatio-temporal bus decoder
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 Figure 5 (a) : Modelsim waveform of 8-bits viterbi bus encoder 
 
Figure 5
 
(b)
 
:
 
Modelsim waveform of 8-bit viterbi bus decoder
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Figure 6 : (a) Spatio Encoder & (b) Decoder 
 
Figure 7 : (a) Viterbi Encoder & (b) Decoder 
V. Comparative Analysis 
Comparative analysis of Spatio and Viterbi 
encoding and decoding Schemes can be done by the 
timing parameters and device utilization summary 
extracted from Xilinx. Device utilization summary is the 
report of used device hardware in the implementation of 
the chip such as RAM, ROM, slices, flip flops etc. 
Synthesis report shows the complete details of device 
utilization as total memory utilization. If synthesis report 
does not have the optimized hardware, further chip 
development can be done in the Xilinx ISE design 
software.  The device targeted for synthesis on 
SPARTEN-3E FPGA .Timing parameters are 
synchronized with the clock signal. Timing details 
provides the information of net delay, minimum period, 
minimum input arrival time before clock and maximum 
output required time after clock. Table 4 compares the 
hardware utilization for Spatio and Viterbi Encoders. 
Table 5 compares the hardware utilization for Spatio and 
Viterbi decoders. Table 6 shows the timing parameter of 
Spatio and Viterbi Encoders and decoders.  
Selected Device : xc3s250e-5pq208 
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Table 4
 
:
 
Hardware Utilization of Viterbi and Spatio Encoders
 Device part
 
Viterbi Encoder
 
Spatio Encoder
 Used
 
Available
 
Utilization
 
Used
 
Available
 
Utilization
 
Number of Slices
 
60
 
2448
 
2%
 
1
 
2448
 
0 %
 
Number of Slice Flip Flops
 
23
 
4896
 
0 %
 
2
 
4896
 
0 %
 
Number of 4 input LUTs
 
105
 
4896
 
2 %
 
50
 
4896
 
1%
 
Number of bonded IOBs
 
43
 
158
 
27 %
 
46
 
158
 
29 %
 
Number of GCLKs
 
1
 
24
 
4 %
 
1
 
24
 
4 %
 Table 5
 
:
 
Hardware Utilization of Viterbi and Spatio Decoders
 
Device part  
Viterbi Decoder
 
Spatio Decoder
 Used
 
Available
 
Utilization
 
Used
 
Available
 
Utilization
 Number of Slices
 
34
 
2448
 
1%
 
26
 
2448
 
1%
 Number of Slice Flip Flops
 
43
 
4896
 
0 %
 
33
 
4896
 
0 %
 Number of 4 input LUTs
 
6
 
4896
 
0 %
 
4
 
4896
 
0 %
 Number of bonded IOBs
 
18
 
158
 
11 %
 
16
 
258
 
10 %
 Number
 
of GCLKs
 
1
 
24
 
4 %
 
1
 
24
 
4 %
 
Table 6
 
: Timing Parameters of Viterbi and Spatio Encoders and Decoders
 
Parameter Utilization 
Viterbi Encoder Viterbi Decoder Spatio Encoder Spatio Decoder 
Minimum Period 3.047ns 2.058 ns 1.578 ns 1.567 ns 
Minimum input arrival time 
before clock 
8.515ns 4.053 ns 2.056 ns 2.023 ns 
Maximum output required 
time after clock 
4.179ns 4.179 ns 3.0567 ns 3.067 ns 
Maximum combinational 
path delay 
12.014 ns 10.057 ns 6.232ns 5.797 ns 
Maximum Frequency 325.165 MHz 325.53 MHz 325 .27 MHz 325 .10 MHz 
Memory Utilization 116408 kB 115384 kB 114360 kB 110380 kB 
 
 
Figure 8 : Memory Utilization Graph 
Device utilization summary shows that there is 
very less difference in hardware utilization in both 
encoding and decoding scheme. There is 2 % 
difference in the Number of bonded IOBs, 2 % 
difference in number of slices, 1% difference in Number 
of 4 input LUTs with respect to Viterbi encoder and 
Spatio encoder. Similarly, there is 1 % less number of 
bounded I/Os for Spatio decoder than Viterbi decoder. 
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The memory utilization graph is shown in figure 
8 which shows 1.75 % less memory for Spatio encoder 
4.33 % less memory for Spatio decoder.  There is a 
reduction of 48 % in minimum period, 76 % in minimum 
input arrival time before clock, 27 % Maximum output 
required time after clock and 48 % in combinational path 
delay in Spatio encoder in comparison to Viterbi 
encoder. Similarly, There is a reduction of 24 % in 
minimum period, 50 % in minimum input arrival time 
before clock, 26 % Maximum output required time after 
clock and 42 % in combinational path delay in Spatio 
decoder in comparison to Viterbi decoder. 
VI. Conclusion 
The hardware chip for Viterbi encoder and 
decoder, Spatio encoder and decoder is implemented 
in Xilinx 14.2 and functionally checked in Modelsim 
10.1b software. A comparative analysis is done with 
respect to hardware and timing parameters.  In the chip 
implementation, it is analyzed that Spatio encoding and 
decoding is having less delay in comparison to Viterbi 
encoding and decoding. Memory utilization is less which is 1.75 % for Spatio encoder 4.33 % for Spatio decoder 
in comparison to Viterbi encoder and decoder. But there 
is a reduction of 48 % in combinational path delay in 
Spatio encoder and 42 % in Spatio decoder in 
comparison to Viterbi encoder and decoder.  Hence 
Spatio encoding and decoding scheme is faster in 
comparison to Viterbi encoding and decoding.  
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